

Modeling and Simulation of Complex Converters

Min Luo



electrical engineering software


Motivation

► Converters in MV/HV grids have complex topologies

- Voltage and current rating of switching devices
- Harmonic requirements

► Large amount of components

- Result in large model size
- Multiple instances needed



Contents

► Modeling switching components


- Separated switching devices
- Integrated power modules

► HIL simulation

- Model discretisation and step size
- Handling of PWM gate signals

► Modeling converter grid


- System partitioning
- Stiff problem and oscillations



Model of Switching Devices - Level of Details


▶ Linear transfer function

- ▶ Small-signal behaviour
- ▶ No switching, no harmonics
- ▶ Controller design




▶ Circuit with simplified components

- ▶ Large-signal behaviour, voltage and current waveforms
- ▶ **Including switching ripples**
- ▶ Circuit design and controller verification



▶ Circuit with specific components



- ▶ Switching transitions ($di/dt, dv/dt$)
- ▶ Component stress (electrical overshoot or thermal loss)
- ▶ Parasitic effects (stray inductance)
- ▶ Optimization of components



Model of Switching Devices - Behavioral Model

► Spice-type behavioural model



- Simplified switching transient (compared to physical model)
- Evaluation of EMI performance, voltage and current stress
- Can not be applied for power loss estimation and gate drive design
- Slow and poor convergence if applied to complex circuit model



Model of Switching Devices - Resistor Model

▶ Variable resistor model



- ▶ Small resistance in “on” state
- ▶ Large resistance in “off” state
- ▶ Implemented as voltage-controlled current source
- ▶ Switching transient has no physical meaning
- ▶ Additional snubber-circuit necessary for convergence
- ▶ Stiffness: Require extremely small time step



Model of Switching Devices - Ideal Switch


► Ideal switch

- On state - short circuit
- Off state - open circuit
- Exchange state matrix after switch transition
- High speed, robust
- Optimal for HIL simulation



$$A = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \quad B = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$

$$C = \begin{bmatrix} 0 & 0 \\ 1 & 0 \end{bmatrix} \quad D = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$



$$A = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \quad B = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix}$$

$$C = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \quad D = \begin{bmatrix} -1 \\ 0 \end{bmatrix}$$


$$x = \begin{bmatrix} i_L \\ v_C \end{bmatrix} \quad y = \begin{bmatrix} v_D \\ i_D \end{bmatrix}$$

$$\dot{x} = Ax + Bu$$

$$y = Cx + Du$$

Comparison: Diode Rectifier

► Simulation with variable resistance and ideal switches




► Simulation steps:

1160 \rightarrow 153



► Computation time:

0.6s \rightarrow 0.08s





Ideal Switch: Buck Converter

- ▶ Transistor conducts
- ▶ Diode blocks





Ideal Switch: Buck Converter

- ▶ Transistor opens
- ▶ Impulsive voltage across inductor



Ideal Switch: Buck Converter



► Impulsive voltage closes diode



Ideal Switch: Buck Converter

▶ Transistor open



▶ Diode conducts



Ideal Switch: Buck Converter

Switch timing Problem:



- ▶ Diode opens too late
- ▶ Impulsive voltage across inductor



Ideal Switch: Buck Converter

Zero-crossing detection:


- ▶ Time step is reduced
- ▶ Diode opens at the zero-crossing



Modeling of Modules

Switches in complex topologies

- ▶ NPC: 18 switching devices
- ▶ Possible switching combinations 2^{18}
- ▶ Matrix dynamically generated in offline
- ▶ Matrix pre-generated in online



Exclude invalid combinations

- ▶ Short voltage source (e.g. Q1-Q4 on)
- ▶ Open inductive current (e.g. Q9-Q12 off)

Further reduce matrixes

- ▶ Bring difficulty to code generation
- ▶ Time needed to choose new matrix

Switches	Q1	Q2	Q3	Q4	...	D3	D4	D5	D6	
1	0	0	1	1	...	0	0	0	0	$\rightarrow A1 \begin{bmatrix} \dots \\ \dots \end{bmatrix} B1 \begin{bmatrix} \dots \\ \dots \end{bmatrix} C1 \begin{bmatrix} \dots \\ \dots \end{bmatrix} D1 \begin{bmatrix} \dots \\ \dots \end{bmatrix}$
2	1	1	0	0	...	0	0	0	0	$\rightarrow A2 \begin{bmatrix} \dots \\ \dots \end{bmatrix} B2 \begin{bmatrix} \dots \\ \dots \end{bmatrix} C2 \begin{bmatrix} \dots \\ \dots \end{bmatrix} D2 \begin{bmatrix} \dots \\ \dots \end{bmatrix}$
3	0	1	1	0	...	0	0	0	1	$\rightarrow A3 \begin{bmatrix} \dots \\ \dots \end{bmatrix} B3 \begin{bmatrix} \dots \\ \dots \end{bmatrix} C3 \begin{bmatrix} \dots \\ \dots \end{bmatrix} D3 \begin{bmatrix} \dots \\ \dots \end{bmatrix}$
⋮					⋮					⋮
n	0	1	1	0	...	1	0	0	0	$\rightarrow An \begin{bmatrix} \dots \\ \dots \end{bmatrix} Bn \begin{bmatrix} \dots \\ \dots \end{bmatrix} Cn \begin{bmatrix} \dots \\ \dots \end{bmatrix} Dn \begin{bmatrix} \dots \\ \dots \end{bmatrix}$

Modeling of Modules

► Equivalent modules


- Voltage source on AC side
- Current source on DC side
- Same behavior as switched model

► Clamping diode

- For free wheeling
- 6 switches reduced to 2


► Difference compared to conventional source model

- Taking into account blanking time
- Account for inactive state
- Simulating starting process (charging the capacitor)
- Simulating fault condition (e.g. part of the devices losing gate signal)




Modeling of Modules

► Example: NPC bridge



Modeling of Modules


► Example: NPC bridge



Modeling of Modules


► Example: Cascaded H-bridges

- The whole module (arbitrary number of series connection) only has two diodes
- Reduce model size effectively




Modeling of Modules


► Example: Cascaded H-bridges




HIL Structure - 1



HIL Structure - 2



HIL Structure - 3




Offline and HIL Simulation in Common

- ▶ Both calculate models
 - ▶ In CPU or FPGA
 - ▶ Discretised in time domain
- ▶ No substantial difference
- ▶ How is a circuit model solved?




Challenge in HIL Simulations


- ▶ Discretisation step size
- ▶ Small step size desired
 - ▶ Guarantee accuracy
 - ▶ Limited by computation power
 - ▶ Limited by IO latency
- ▶ T_{disc} larger than $T_{execute}$
 - ▶ Depends on model complexity
 - ▶ Resolution of PWM gate signal
 - ▶ What if T_{disc} smaller than $T_{sw}/10$ can not be fulfilled ???



PWM Sampling - 1



PWM Sampling - 2



Model with Sub-cycle Averaged Switching Signals

► Buck module



► Sub-cycle averaged switching signal

$$\bar{s}((n+1)T_{\text{disc}}) = \frac{1}{k} \cdot \sum_{i=1}^k s((n + \frac{i}{k})T_{\text{disc}})$$

► Controlled sources

$$v_{ph}^+ = \bar{s} \cdot v_{dc} \quad i_{dc}^+ = \bar{s} \cdot i_{ph}^+$$

► Diode accounts for discontinuous current mode and inactive state



Model with Sub-cycle Averaged Switching Signals

► IGBT with free wheeling diode



► Sub-cycle averaged switching signal

$$\bar{s}((n+1)T_{\text{disc}}) = \frac{1}{k} \cdot \sum_{i=1}^k s((n + \frac{i}{k})T_{\text{disc}})$$

► Controlled sources

$$v_{ph}^+ = \bar{s} \cdot v_{dc} \quad i_{dc}^+ = \bar{s} \cdot i_{ph}^+$$


► Diodes account for discontinuous current mode and inactive state




Model with Sub-cycle Averaged Switching Signals

► Verification


- HIL simulation (fixed step) compared with offline simulation (variable step)
- Without sub-cycle average result deviated much from reference
- With sub-cycle average matches reference well



Buck converter with $V_{dc} = 500V$
and duty cycle $= 1/3$,



Discontinuous current mode
with $L = 120\mu H$, $R = 30$



Discontinuous current mode
with $L = 1200\mu H$, $R = 5$

Model with Sub-cycle Averaged Switching Signals

► IGBT with free wheeling diode

► Sub-cycle averaged switching signal


$$\bar{s}((n+1)T_{\text{disc}}) = \frac{1}{k} \cdot \sum_{i=1}^k s((n + \frac{i}{k})T_{\text{disc}})$$

► Controlled sources


$$v_{ph}^+ = \bar{s}^+ \cdot v_{dc} \quad i_{dc}^+ = \bar{s}^+ \cdot i_{ph}^+$$

$$v_{ph}^- = (\bar{s}^- - 1) \cdot v_{dc} \quad i_{dc}^- = (\bar{s}^- - 1) \cdot i_{ph}^-$$

► Diodes account for discontinuous current mode and inactive state



Model with Sub-cycle Averaged Switching Signals (NPC)




$$v_{ph}^+ = v_{dc}^+ \cdot \min_{12} - v_{dc}^- \cdot (1 - \bar{s}_2)$$

$$v_{ph}^- = v_{dc}^- \cdot \min_{34} - v_{dc}^+ \cdot (1 - \bar{s}_3)$$

$$i_{dc}^+ = i_{ph}^+ \cdot \min_{12} - i_{ph}^- \cdot (1 - \bar{s}_3)$$

$$i_{dc}^- = i_{ph}^- \cdot \min_{34} - i_{ph}^+ \cdot (1 - \bar{s}_2)$$

Model with Sub-cycle Averaged Switching Signals (NPC)





$$v_{ph}^+ = v_{dc}^+ \cdot \min_{12} - v_{dc}^- \cdot (1 - \bar{s}_2)$$


$$v_{ph}^- = v_{dc}^- \cdot \min_{34} - v_{dc}^+ \cdot (1 - \bar{s}_3)$$

$$i_{dc}^+ = i_{ph}^+ \cdot \min_{12} - i_{ph}^- \cdot (1 - \bar{s}_3)$$

$$i_{dc}^- = i_{ph}^- \cdot \min_{34} - i_{ph}^+ \cdot (1 - \bar{s}_2)$$



Model with Sub-cycle Averaged Switching Signals (NPC)






$$v_{ph}^+ = v_{dc}^+ \cdot \min_{12} - v_{dc}^- \cdot (1 - \bar{s}_2)$$


$$v_{ph}^- = v_{dc}^- \cdot \min_{34} - v_{dc}^+ \cdot (1 - \bar{s}_3)$$

$$i_{dc}^+ = i_{ph}^+ \cdot \min_{12} - i_{ph}^- \cdot (1 - \bar{s}_3)$$

$$i_{dc}^- = i_{ph}^- \cdot \min_{34} - i_{ph}^+ \cdot (1 - \bar{s}_2)$$



Model with Sub-cycle Averaged Switching Signals (CHB)



$$v_{ph}^+ = \sum_{l=1}^n v_{dc,l} \cdot (\bar{s}_{la}^+ + \bar{s}_{lb}^- - 1)$$


$$v_{ph}^- = \sum_{l=1}^n v_{dc,l} \cdot (\bar{s}_{la}^- + \bar{s}_{lb}^+ - 1)$$

$$i_{dc,l} = (\bar{s}_{la}^+ + \bar{s}_{lb}^- - 1) \cdot i_{ph}^+ + (\bar{s}_{la}^- + \bar{s}_{lb}^+ - 1) \cdot i_{ph}^-$$

Modeling of Converter Grid


► Simulation of a single converter

- Grid modelled simply as AC voltage source and impedance
- Low challenge for modern simulators for power electronics




► Simulation of a grid with multiple converters

- Large number of switching components
- Leads to huge number of matrices
- Large number of passive components



$$A = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \quad B = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$
$$C = \begin{bmatrix} 0 & 0 \\ 1 & 0 \end{bmatrix} \quad D = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$

$$A = \begin{bmatrix} 0 & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \quad B = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix}$$
$$C = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \quad D = \begin{bmatrix} -1 \\ 0 \end{bmatrix}$$



System Partitioning

► Large-scale circuit

► Original circuit: 7x6 switches

► Number of [A, B, C, D] 2^{42}

► Capacitor voltage splitting

► Assuming converters have LCL filter



► Split the system at the filter capacitors

► Voltage applied on grid side

► Current applied on converter side

► Number of [A, B, C, D] $2^6 \times 7 + 1$

► C should be left on which side?





System Partitioning

► If only L filter installed

- Cable need to be modelled as Pi section
- Cable capacitance can be used for split
- Capacitor kept on the side with relatively smaller inductance
- To minimise the instability issue of the one model step delay



► Take care about stiffness

- Cable capacitances only modelled where necessary for splitting



Example of Stiff System

- ▶ Eigenvalues of this simple circuit are orders of magnitude apart




$$\lambda_{1,2} = -\frac{R}{2L} \pm \frac{1}{2} \sqrt{\frac{R^2}{L^2} - \frac{4}{LC}}$$

$$\lambda_1 \approx -99999$$

$$\lambda_2 \approx -10$$

Continuous Solver Operation

- ▶ $y(t)$ can be constructed using in a piecewise fashion using $p_1(t)$ and $p_2(t)$, which are Taylor series polynomials
- ▶ A continuous solver calculates the point y_{n+1} by calculating the equivalent Taylor series for $p_1(t)$
- ▶ An n^{th} order solver has the same accuracy as an n^{th} order Taylor series



Forward Euler


- ▶ Truncate the Taylor Series after the first term:

$$\mathbf{x}(t^* + h) \approx \mathbf{x}(t^*) + \mathbf{f}(\mathbf{x}(t^*), t^*) \cdot h$$

$$\mathbf{x}_{k+1} = \mathbf{x}_k + \mathbf{f}(\mathbf{x}_k, t_k) \cdot h$$

- ▶ 1st order accurate

- ▶ Explicit integration algorithm



Numerical Experiment

► Scalar system

$$\dot{x} = a \cdot x$$





► Analytical solution

$$x(t) = x_0 \cdot e^{a \cdot t}$$

► Use 'our' Forward Euler

$$\begin{aligned}x_{k+1} &= x_k + ah \cdot x_k \\&= (1 + ah) \cdot x_k \\x_k &= x_0 \cdot (1 + ah)^k\end{aligned}$$

► Unstable for $a < -2$



Stability Analysis

- ▶ Autonomous LTI system


$$\dot{x} = A \cdot x$$

- ▶ Analytical solution

$$x(t) = x_0 \cdot e^{A \cdot t}$$

- ▶ Analytically stable if

$$\text{Re}\{\text{Eig}(A)\} = \text{Re}\{\lambda\} < 0$$




Stability Domain of Forward Euler

► Integration algorithm


$$\begin{aligned}\mathbf{x}(t^* + h) &= \mathbf{x}(t^*) + \dot{\mathbf{x}}(t^*) \cdot h \\ &= \mathbf{x}(t^*) + \mathbf{A} \cdot h \cdot \mathbf{x}(t^*)\end{aligned}$$

$$\begin{aligned}\mathbf{x}_{k+1} &= (\mathbf{I} + \mathbf{A} \cdot h) \cdot \mathbf{x}_k \\ &= \mathbf{F} \cdot \mathbf{x}_k\end{aligned}$$


- Stable if the eigenvalues of \mathbf{F} are inside the unit circle (0,0)
- Therefore if the eigenvalues of $\mathbf{A}h$ are inside a unit circle around (-1, 0)



Stability Domain of Forward Euler




Stability Domain of Forward Euler



System Partitioning

- ▶ To avoid the delay in the grid
 - ▶ Split the model directly at VSI output
 - ▶ Current source at the VSI output
 - ▶ Voltage source at the grid side
- ▶ Works in active state
- ▶ Inactive state (free wheeling)
 - ▶ Small oscillation on output current
 - ▶ Pulsed voltage on the VSI output
 - ▶ Voltage source can not represent OC
 - ▶ Cable capacitance need to be modelled
 - ▶ Prevent the high frequency pulse voltage penetrate further into grid




Model Partitioning

► MMC or CHB

- Original circuit: 10x6 switches
- Cells using module: 2x6 switches
- Number of combinations 2^{12}

► Inductive current splitting

- Split the system on the inductor
- Inductor kept on grid side
- Voltage applied on grid side
- Current applied on module side
- Number of combinations $2^2 \times 6$



Parallel Computation


► Interconnection

- SFP interface
- Electrical- or optical link
- Aurora protocol



Parallel Computation



► Split the converters from the grid



Parallel Computation










► Split the converters from the grid

- Reduce model step size of the power converters
- Try to keep tree connection to reduce delay



Parallel Computation


► Split MMC or CHB



Parallel Computation

► Extension

- For more modules
- Keep 3us step size



electrical engineering software



Plexim GmbH

Technoparkstrasse 1
CH-8005 Zurich

Phone +41 44 533 51 00
Email info@plexim.com
Web www.plexim.com

Plexim, Inc.

5 Upland Road, Suite 4
Cambridge, MA 02140

Phone +1 617 209 2121
Email info@plexim.com
Web www.plexim.com

